A step-up bridgeless single phase ac-dc power factor correction (PFC) rectifier based on Cuk topology is proposed for high voltage battery charger application. The proposed topology consists of common input stage and parallel output stages. It utilizes one control signal over the whole line cycle. In addition, the proposed converter exhibits low inrush current and low magnetic emissions as classical Cuk topology. The bridgeless topology results in lower conduction losses as compared with conventional Cuk converter. Simulation and experimental results are presented along with the theoretical analysis.
Introduction
Power supplies with active power factor correction (PFC) techniques are required for wide range of applications for communication, automotive, computer and biomedical industries. All of these applications are required to meet industry standards such as the IEC 61000-3-2. In addition, it is highly recommended to meet new industry standards such as the 80 PLUS initiative. Many papers have been published in the literature to provide a solution for single-stage power factor correction (PFC) integrated topologies [1] [2] [3] [4] [5] [6] [7] . These solutions have been effective to provide cost-effective approach for achieving both the function of high PFC and fast output voltage regulation.
Most of the PFC rectifiers utilize boost converter at their front end. Boost converter provides many advantages such as natural power factor correction capability and simple control. However, low voltage applications such as telecommunication or computer industry an additional converter or an isolation transformer is required to step down the voltage. However, classical boost arrangement has lower efficiency due to significant losses in the diode bridge [1] . In addition, boost converters suffer from high inrush current which increases the cost of safety required disconnection devices between the load and the line voltage. To minimize the losses of the full bridge, many bridgeless PFC rectifiers have been introduced to improve the rectifier power density and/or reduced noise emissions [2] - [5] via soft switching techniques or coupled magnetic topologies.
Several non-boost bridgeless rectifiers have been published lately [6] - [10] . A bridgeless PFC rectifier based on Sepic topology is presented in [8] . However, the topology has only a step up capability like a boost transformer; however, an isolation transformer can be used to step down the voltage, hence increasing the cost and size of the rectifier. Even though Cuk converter topology is typically a lower efficiency converter, however it presents many advantages, such as isolation capability, step up/step down output voltage, continuous output current and lower electromagnetic emissions.
In this paper, high efficiency Cuk topology is proposed. The proposed topology is performance is evaluated based on component count, efficiency, total harmonic distortion (THD) and complexity.
The proposed topology has an inherent low inrush current. In addition the proposed topology performance is compared with full bridge Cuk converter.
The Proposed CUK PFC Converter:
Operation & Analysis Figure 1a shows the proposed Cuk topology. This converter consists of single input stage for both the positive and negative half cycles of the line voltage. On the other hand, it has two output stages connected to the switched input voltage; each stage operates during one half line cycle. The converter active components during the positive half cycle are shown in Fig. 1b while the converter equivalent circuit during the negative half cycle is shown in Fig. 1c . The proposed converter utilizes two switches (Q 1 & Q 2 ). Q 1 is turned on/off during the positive half-line cycle while Q 2 is switched on/off during the negative half cycle. The converter has inherent high power factor when operating in discontinuous inductor conduction mode (DICM) because the line current is proportional to the input voltage. The converter operation during the positive half-line cycle is discussed below: Stage 1 [0, D 1 T s ]: In this stage, switch Q 1 is switched on and diode D o1 is reversed biased by the capacitor voltage (V c1 ). The output diode D o2 is reversed biased by capacitor voltage (V c2 ). The input voltage is connected to ground directly. The three inductors are charging up by the input voltage as shown in Fig. 2a . This stage ends when switch Q 1 is turned off.
Stage 2 [D 1 T s , D 2 T s ]:
This stage starts after Q 1 is switched off and diode D o1 turns on simultaneously as shown in Fig. 2b to provide current path for the output inductor current L o1 . This stage ends when diode (D o1 ) current goes to zero.
Stage 3 [D 2 T s , T s ]
, this stage is reached when both the active switch and the output diode are off. The equivalent converter circuit of this stage is shown in Fig. 2c . Notice that there are no semiconductor devices conducting in this stage. The freewheeling stage ends when the new switching period starts. It shall be noted that to guarantee DCIM operation D 2 T s must be less than T s . Theoretical inductor currents waveforms over one switching cycle during the positive half cycle of the input voltage are shown in Fig. 3 . 
A. Steady State Analysis
The proposed topology is analysed assuming lossless system and pure sinusoidal input voltage. In addition the output capacitors are assumed to be large enough to hold the output voltage constant over the whole line cycle while capacitors C1 and C2 are assumed large enough to hold the voltage constant over switching cycle. The input output voltage ratio is obtained by applying the volt second balance on the inductor and expressed as:
is the conversion ratio of the average output voltage (V o ) to the amplitude of the input voltage (V m ) and ω is the line angular frequency Fig. 3 . Theoretical waveforms for the proposed converter. 
B. Voltage Conversion Ratio M (D1, K)
The voltage conversion ratio as a function of the conduction parameter K is obtained by equating the input and output powers.
where, K is a unit-less parameter and can be expressed as:
C. DICM Operation Constraints (K crit )
To operate in DICM, The following inequalities must be held: 1
The critical value of K as function of M to operate in DICM (K crit ) is obtained by substituting Eq. (1) and (4) into Eq. (2).
D. Large Signal Model
The input-output ratio can be derived as expressed in the following equation. 
Where L e is the parallel combination of inductors L 1 , L o1 & L o2 , D 1 is the duty cycle where switch Q 1 is on and T S is the switching period of Q 1 . The network input and output port can be expressed as shown in Fig. 4 . 
E. Stresses
The voltage stresses of the switches are shown in Fig.  5 . The voltage and current stresses of the converter components are shown in Table I . All stresses are normalized with respect to the output voltage and load current.
Converter stresses are required for design purposes. 
Simulation Results
The proposed modified Cuk rectifier is designed for the following operating point: peak input voltage of 100 V rms , line frequency of 50 Hz, output voltage of 250 V, switching frequency of 50 kHz, and output power of 125 W. For accurate simulation models, actual semiconductor devices are used in the simulation; D1N5402 are used for the diodes and irfb4332pbf for the active power switches. The circuit components used in the simulation are chosen as follows: L 1 =2 mH, L o1 = L o2 = 50 µH. Moreover, an equivalent series resistor (ESR) of 20 mΩ is placed in series with all the inductors to model the inductor losses and a 50 mΩ ESR is placed in series with all capacitors to model the capacitor losses. Simulation studies were performed using ORCAD software package, to verify the analysis results.
The input voltage and current are in-phase as shown in Fig. 6(a) . The total harmonic distortion in the line current is 0.17% and the efficiency is 94%. The output voltage with respect to the input voltage is shown in Fig.  6(b) , where the output voltage meets the requirements. It should be noted that the diode starts conducting after the switch is turned off and the current goes to zero before the end of the cycle which ensures DCM as shown in Fig.  7(a) . Fig. 7(b) shows the three inductor currents over a switching cycle. The inductor currents have proportional slopes over the three different stages of a switching cycle. Thus, the three inductors can be coupled which lead to lower costs and smaller size. In addition, the three inductors are being charged by the input voltage when the Q 1 is conducting, but when the diode D o1 is conducting, the three inductors are discharging through the output capacitors. The proposed rectifier harmonics is shown in Fig. 8 along with standard EN 61000-3-2 requirements. As shown in Fig 8, the converter satisfies EN 61000-3-2 requirements. 
Experimental Results
The bridgeless DCM Cuk rectifier prototype test is validated at the same operating point as the simulation. A high frequency input filter is used at the voltage input to rectify the high frequency switching component of the line current. Fig. 9(a) shows the input current and line voltage. It can be seen that the line current and phase voltage are in phase. The load current and output voltage are shown in Fig. 9(b) .The inductor currents I L1 and I Lo2 over a switching cycle are shown in Fig. 9(c) , while Fig. 9(d) shows I Lo1 and I Lo2 waveforms. The current waveforms are in DICM as expected. The converter efficiency was measured to be about 94% at the desired operating point.
Conventional Cuk versus the proposed Cuk Rectifier
Comparison between the conventional Cuk and the proposed Cuk rectifier is shown in Table 2 . The proposed bridgeless topology has fewer semiconductors in the current conduction path over the whole switching cycle. However, it has one additional switch compared with the conventional Cuk. Nonetheless, the switching losses are the same because only one switch is active over a switching cycle. The current stress in the output diode of the proposed rectifier is less because it conducts only over half line cycle. Also, the proposed rectifier has a floating switch which requires additional gating circuitry. In addition, the output voltage of the proposed topology is floating with respect to the input voltage. The efficiency for the conventional Cuk is 92% while it is 94% for the proposed Cuk rectifier. Moreover, the THD is 1%, which is higher as compared to the THD of the proposed topology. 2 slow diodes ----------------# of components 10 11
Integrated magnetic
One core for 2 inductors One core for 3 inductors Deriver circuit complexity 1 non-floating 1 floating and 1 non-floating Ground Non-floating Floating
Conclusion
A bridgeless Cuk rectifier operating in DICM has been introduced. The Cuk rectifier has lower number of silicon components in the current path versus the conventional full bridge Cuk rectifier; hence higher efficiency is possible. The capability of this topology is verified via simulation and experimental results. Converter efficiency of 94% is achieved at low input voltage of 100 V rms . Simulation and experimental results are shown and they corroborate theoretical analysis. The proposed circuit meets IEC-1000-3-2 requirements. The proposed rectifier at 125W and full load has THD of 0.17%.
